

Data Sheet April 29, 2008 FN6200.2

High Supply Voltage 220MHz Unity-Gain Stable Operational Amplifier

The ISL55001 is high speed, low power, low cost monolithic operational amplifier. The ISL55001 is unity-gain stable and feature a 300V/µs slew rate and 220MHz bandwidth while requiring only 9mA of supply current.

The power supply operating range of the ISL55001 is from ± 15 V down to ± 2.5 V. For single-supply operation, the ISL55001 operates from 30V down to 5V.

The ISL55001 also features an extremely wide output voltage swing of -12.75V/+13.4V with $V_S = \pm 15V$ and $R_I = 1k\Omega$.

At a gain of +1, the ISL55001 has a -3dB bandwidth of 220MHz with a phase margin of 50°. Because of its conventional voltage-feedback topology, the ISL55001 allows the use of reactive or non-linear elements in its feedback network. This versatility combined with low cost and 140mA of output-current drive makes the ISL55001 an ideal choice for price-sensitive applications requiring low power and high speed.

The ISL55001 is available in an 8 Ld SO package and specified for operation over the full -40°C to +85°C temperature range.

Ordering Information

PART NUMBER (Note)	PART MARKING	PACKAGE (Pb-free)	PKG. DWG. #	
ISL55001IBZ	55001 IBZ	8 Ld SO	MDP0027	
ISL55001IBZ-T7*	55001 IBZ	8 Ld SO Tape and Reel	MDP0027	
ISL55001IBZ-T13*	55001 IBZ	8 Ld SO Tape and Reel	MDP0027	

*Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


Features

- · 220MHz -3dB bandwidth
- · Unity-gain stable
- Low supply current: 9mA @ V_S = ±15V
- Wide supply range: ±2.5V to ±15V dual-supply and 5V to 30V single-supply
- High slew rate: 300V/µs
- Fast settling: 75ns to 0.1% for a 10V step
- Wide output voltage swing: -12.75V/+13.6V with $V_S = \pm 15V$, $R_I = 1k\Omega$
- Low cost, enhanced replacement for the EL2044
- Pb-free (RoHS compliant)

Applications

- · Video amplifiers
- · Single-supply amplifiers
- · Active filters/integrators
- · High speed sample-and-hold
- · High speed signal processing
- ADC/DAC buffers
- Pulse/RF amplifiers
- · Pin diode receivers
- · Log amplifiers
- Photo multiplier amplifiers
- · Difference Amplifier

Pinout



Absolute Maximum Ratings $(T_A = +25^{\circ}C)$

Supply Voltage (V _S) ± 16.5 V or 33V
Input Voltage (V _{IN)} ±V _S
Differential Input Voltage (dV _{IN})±10V
ESD Rating
Human Body Model
Machine Model250V

Thermal Information

Continuous Output Current	60mA
Power Dissipation (P _D)	See Curves
Operating Temperature Range (T _A)	40°C to +85°C
Operating Junction Temperature (T _J)	+150°C
Storage Temperature (T _{ST})	-65°C to +150°C
Pb-free reflow profile	see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

DC Electrical Specifications $V_S = \pm 15V$, $R_L = 1k\Omega$, $T_A = +25^{\circ}C$, unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
Vos	Input Offset Voltage			0.06	3	mV
TCV _{OS}	Average Offset Voltage Drift			18		μV/°C
I _B	Input Bias Current			1.72	3.5	μA
Ios	Input Offset Current			0.27	1.5	μA
TC-I _{OS}	Average Offset Current Drift (Note 1)			0.8		nA/°C
A _{VOL}	Open-loop Gain	$V_{OUT} = \pm 10V$, $R_L = 1k\Omega$	10	17		kV/V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	75	90		dB
CMRR	Common-mode Rejection Ratio	$V_{CM} = \pm 10V$, $V_{OUT} = 0V$	70	90		dB
CMIR	Common-mode Input Range	V _S = ±15V		±14		V
V _{OUT}	Output Voltage Swing	$V_{O}+$, $R_{L}=1k\Omega$	13.25	13.5		V
		V_{O^-} , $R_L = 1k\Omega$	-12.6	-12.8		V
		V_O+ , $R_L = 150\Omega$	10.7	11.5		V
		V_{O^-} , $R_L = 150\Omega$	-8.8	-9.9		V
I _{SC}	Output Short Circuit Current		120	145		mA
Is	Supply Current	No load		8.3	9.25	mA
R _{IN}	Input Resistance		2.0	2.75		ΜΩ
C _{IN}	Input Capacitance	A _V = +1		1		pF
R _{OUT}	Output Resistance	A _V = +1		50		mΩ
PSOR	Power Supply Operating Range	Dual supply	±2.25		±15	V
		Single supply	4.5		30	V

NOTE:

AC Electrical Specifications $V_S = \pm 15V$, $A_V = +1$, $R_L = 1k\Omega$, unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
BW	-3dB Bandwidth (V _{OUT} = 0.4V _{P-P})	A _V = +1		220		MHz
		A _V = -1		55		MHz
		A _V = +2		53		MHz
		A _V = +5		17		MHz
GBWP	Gain Bandwidth Product			70		MHz

intersil FN6200.2 April 29, 2008

^{1.} Measured from T_{MIN} to T_{MAX} .

AC Electrical Specifications $V_S = \pm 15V$, $A_V = +1$, $R_L = 1k\Omega$, unless otherwise specified. (Continued)

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
PM	Phase Margin	$R_L = 1k\Omega$, $C_L = 5pF$		55		0
SR	Slew Rate (Note 2)	$R_L = 100\Omega$	250	280		V/µs
FPBW	Full-power Bandwidth (Note 3)	V _S = ±15V		9.5		MHz
t _S	Settling to +0.1% (A _V = +1)	V _S = ±15V, 10V step		75		ns
dG	Differential Gain (Note 4)	NTSC/PAL		0.01		%
dP	Differential Phase	NTSC/PAL		0.05		0
eN	Input Noise Voltage	10kHz		12		nV/√Hz
iN	Input Noise Current	10kHz		1.5		pA/√Hz

NOTES:

- 2. Slew rate is measured on rising edge.
- 3. For $V_S = \pm 15V$, $V_{OUT} = 10V_{P-P}$, for $V_S = \pm 5V$, $V_{OUT} = 5V_{P-P}$. Full-power bandwidth is based on slew rate measurement using FPBW = SR/($2\pi^*V_{PEAK}$).
- 4. Video performance measured at $V_S = \pm 15V$, $A_V = +2$ with two times normal video level across $R_L = 150\Omega$. This corresponds to standard video levels across a back-terminated 75 Ω load. For other values or R_L , see "Typical Performance Curves" on page 3.

Typical Performance Curves




FIGURE 1. OPEN-LOOP GAIN vs FREQUENCY




FIGURE 3. FREQUENCY RESPONSE FOR VARIOUS R_{LOAD} (A_V = +1)




FIGURE 2. OPEN-LOOP PHASE vs FREQUENCY




FIGURE 4. FREQUENCY RESPONSE FOR VARIOUS R_{LOAD} ($A_V = +2$)




FIGURE 5. FREQUENCY RESPONSE FOR VARIOUS C_{LOAD} ($A_V = +1$)




FIGURE 6. FREQUENCYRESPONSE FOR VARIOUS C_{LOAD} ($A_V = +2$)




FIGURE 7. PHASE vs FREQUENCY FOR VARIOUS NON-INVERTING GAIN SETTINGS




FIGURE 8. PHASE vs FREQUENCY FOR VARIOUS INVERTING GAIN SETTINGS




FIGURE 9. GAIN BANDWIDTH PRODUCT vs SUPPLY




FIGURE 10. SLEW RATE vs SUPPLY

intersil FN6200.2 April 29, 2008




FIGURE 11. GAIN vs FREQUENCY FOR VARIOUS R_{FEEDBACK}
(A_V = +1)




FIGURE 12. GAIN vs FREQUENCY FOR VARIOUS R_{FEEDBACK} $(A_V = +2)$




FIGURE 13. GAIN vs FREQUENCY FOR VARIOUS INVERTING INPUT CAPACITANCE (C_{IN})




FIGURE 14. GAIN vs FREQUENCY FOR VARIOUS SUPPLY SETTINGS




FIGURE 15. COMMON-MODE REJECTION RATIO (CMRR)




FIGURE 16. POWER SUPPLY REJECTION RATIO (PSRR)

intersil FN620.2 April 29, 2008




FIGURE 17. HARMONIC DISTORTION vs FREQUENCY $(A_V = +1)$




FIGURE 19. OUTPUT SWING VS FREQUENCY FOR VARIOUS GAIN SETTINGS




FIGURE 21. LARGE SIGNAL RISE AND FALL TIMES




FIGURE 18. HARMONIC DISTORTION vs OUTPUT VOLTAGE $(A_V = +2)$




FIGURE 20. OUTPUT SWING VS SUPPLY VOLTAGE FOR VARIOUS GAIN SETTINGS




FIGURE 22. SMALL SIGNAL RISE AND FALL TIMES

intersil FN6200.2 April 29, 2008




FIGURE 23. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 24. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE

Product Description

The ISL55001 is a wide bandwidth, low power, and low offset voltage feedback operational amplifier. This device is internally compensated for closed loop gain of +1 or greater. Connected in voltage follower mode and driving a 500Ω load, the -3dB bandwidth is around a 220MHz. Driving a 150Ω load and a gain of 2, the bandwidth is about 90MHz while maintaining a $300V/\mu s$ slew rate.

The ISL55001 is designed to operate with supply voltage from $\pm 15V$ to $\pm 15V$. That means for single supply application, the supply voltage is from 0V to 30V. For split supplies application, the supply voltage is from $\pm 15V$. The amplifier has an input common-mode voltage range from 1.5V above the negative supply (V_S - pin) to 1.5V below the positive supply (V_S + pin). If the input signal is outside the above specified range, it will cause the output signal to be distorted.

The outputs of the ISL55001 can swing from -12.75V to ± 13.4 V for $V_S = \pm 15$ V. As the load resistance becomes lower, the output swing is lower.

Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the output pin to the inverting input pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R_F can't be very big for optimum performance. If a large value of R_F must be used, a small capacitor in the few Pico Farad range in parallel with R_F can help to reduce the ringing and peaking at the expense of reducing the bandwidth. For gain of +1, R_F = 0 is optimum. For the gains other than +1, optimum response is obtained with R_F with proper selection of R_F and R_G (see Figures 15 and 16 for selection).

Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of 150Ω , because of the change in output current with DC level. The dG and dP of this device is about 0.01% and 0.05°, while driving 150Ω at a gain of 2. Driving high impedance loads would give a similar or better dG and dP performance.

Driving Capacitive Loads and Cables

The ISL55001 can drive 47pF loads in parallel with 500Ω with less than 3dB of peaking at gain of +1 and as much as 100pF at a gain of +2 with under 3db of peaking. If less peaking is desired in applications, a small series resistor (usually between 5Ω to 50Ω) can be placed in series with the output to eliminate most peaking. However, this will reduce the gain

slightly. If the gain setting is greater than 1, the gain resistor R_G can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

Output Drive Capability

The ISL55001 does not have internal short circuit protection circuitry. It has a typical short circuit current of 140mA. If the output is shorted indefinitely, the power dissipation could easily overheat the die or the current could eventually compromise metal integrity. Maximum reliability is maintained if the output current never exceeds ±60mA. This limit is set by the design of the internal metal interconnect. Note that in transient applications, the part is robust.

Short circuit protection can be provided externally with a back match resistor in series with the output placed close as possible to the output pin. In video applications this would be a 75Ω resistor and will provide adequate short circuit protection to the device. Care should still be taken not to stress the device with a short at the output.

Power Dissipation

With the high output drive capability of the ISL55001, it is possible to exceed the +150°C absolute maximum junction temperature under certain load current conditions.

Therefore, it is important to calculate the maximum junction temperature for an application to determine if load conditions or package types need to be modified to assure operation of the amplifier in a safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation 1:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}$$
 (EQ. 1)

Where

- T_{JMAX} = Maximum junction temperature
- T_{AMAX} = Maximum ambient temperature
- θ_{.IA} = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

For sourcing use Equation 2:

$$PD_{MAX} = V_S \times I_{SMAX} + \sum_{i=1}^{n} (V_S - V_{OUTi}) \times \frac{V_{OUTi}}{R_{Li}}$$
 (EQ. 2)

April 29, 2008

interil FN620.2

For sinking use Equation 3:

$$PD_{MAX} = V_S \times I_{SMAX} + \sum_{i=1}^{n} (V_{OUTi} - V_S) \times I_{LOADi}$$
 (EQ. 3)

Where:

- V_S = Supply voltage
- I_{SMAX} = Maximum quiescent supply current
- V_{OLIT} = Maximum output voltage of the application
- R_{LOAD} = Load resistance tied to ground
- I_{LOAD} = Load current
- N = 1 number of amplifiers

By setting the two $PD_{\mbox{MAX}}$ equations equal to each other, we can solve the output current and $R_{\mbox{LOAD}}$ to avoid the device overheat.

Power Supply Bypassing Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the $V_{\mbox{\scriptsize S}}$ - pin is connected to the ground plane, a single 4.7 $\mu\mbox{\scriptsize F}$ tantalum capacitor in parallel with a 0.1 $\mu\mbox{\scriptsize F}$ ceramic capacitor from $V_{\mbox{\scriptsize S}}$ + to GND will suffice. This same capacitor combination should

be placed at each supply pin to ground if split supplies are to be used. In this case, the V_S- pin becomes the negative supply rail.

Printed Circuit Board Layout

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

Application Circuits

Sallen-Key Low Pass Filter


A common and easy to implement filter taking advantage of the wide bandwidth, low offset and low power demands of the ISL55001. A derivation of the transfer function is provided for convenience (see Figure 25).

Sallen-Key High Pass Filter

Again this useful filter benefits from the characteristics of the ISL55001. The transfer function is very similar to the low pass so only the results are presented (see Figure 26).

$$\begin{split} K &= 1 + \frac{RB}{RA} \\ Vo &= K \frac{1}{R2C2s + 1} V1 \\ \frac{V1 - Vi}{R1} 1 + \frac{\frac{V0}{K - V1}}{R2} + \frac{V0 - Vi}{\frac{1}{C1s}} = 0 \\ H(s) &= \frac{K}{R1C1R2C2s^2 + ((1 - K)R1C1 + R1C2 + R21C2)s + 1} \\ H(jw) &= \frac{1}{1 - w^2R1C1R2C2 + jw((1 - K)R1C1 + R1C2 + R2C2)} \\ Holp &= K \\ wo &= \frac{1}{\sqrt{R1C1R2C2}} \\ Q &= \frac{1}{(1 - K)\sqrt{\frac{R1C1}{R2C2}} + \sqrt{\frac{R1C2}{R2C1}} + \sqrt{\frac{R2C2}{R1C1}}} \\ Holp &= K \\ wo &= \frac{1}{RC} \\ Q &= \frac{1}{RC} \end{split}$$
 Equations simplify if we let all components be equal R = C

FIGURE 25. SALLEN-KEY LOW PASS FILTER



$$Holp = K$$

$$wo = \frac{1}{\sqrt{R_{-1}C_{-1}R_{-2}C_{-2}}}$$

$$Q = \frac{1}{(1 - K_{-1})\sqrt{\frac{R_{-1}C_{-1}}{R_{-2}C_{-2}}} + \sqrt{\frac{R_{-1}C_{-2}}{R_{-2}C_{-1}}} + \sqrt{\frac{R_{-2}C_{-2}}{R_{-1}C_{-1}}}$$


$$Holp = \frac{K}{4-K}$$
 Equations simplify if we let
$$wo = \frac{\sqrt{2}}{RC}$$
 all components be equal R = C
$$Q = \frac{\sqrt{2}}{4-K}$$

FIGURE 26. SALLEN-KEY HIGH PASS FILTER

Differential Output Instrumentation Amplifier

The addition of a third amplifier to the conventional three amplifier instrumentation amplifier introduces the benefits of differential signal realization, specifically the advantage of using common-mode rejection to remove coupled noise and

ground potential errors inherent in remote transmission. This configuration also provides enhanced bandwidth, wider output swing and faster slew rate than conventional three amplifier solutions with only the cost of an additional amplifier and few resistors (see Figure 27).



$$\begin{split} &e_{o3} = -(1+2R_2/R_G)(e_1-e_2) \qquad e_{o4} = (1+2R_2/R_G)(e_1-e_2) \\ &e_o = -2(1+2R_2/R_G)(e_1-e_2) \\ &BW = \frac{2f_{C1,2}}{\left|A_{Di}\right|} \qquad A_{Di} = -2(1+2R_2/R_G) \end{split}$$

FIGURE 27. DIFFERENTIAL OUTPUT INSTRUMENTATION AMPLIFIER

Strain Gauge

The strain gauge is an ideal application to take advantage of the moderate bandwidth and high accuracy of the ISL55001. The operation of the circuit is very straightforward. As the strain variable component resistor in the balanced bridge is subjected to increasing strain, its resistance changes, resulting in an imbalance in the bridge. A voltage variation from the referenced high accuracy source is generated and translated to the difference amplifier through the buffer stage. This voltage difference as a function of the strain is converted into an output voltage (see Figure 28).





FIGURE 28. STRAIN GAUGE AMPLIFIER


All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Small Outline Package Family (SO)







MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

	INCHES								
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	÷
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	÷
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	=
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	=
Ν	8	14	16	16	20	24	28	Reference	=

NOTES:

Rev. M 2/07

- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

intersil